CMOS PLL Design in a Digital Chip Environment

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.14, Iss.1-2, 1997-09, pp. : 91-112

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A variability tolerant system-on-chip ready nano-CMOS analogue-to-digital converter

By Ghai D. Mohanty S. P. Kougianos E.

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 421-440

Taylor & Francis Ltd

Access to resources Recommend Favorite

Characterization, design and modeling of on-chip interleaved transformers in CMOS RFICs

By Zhao Dan

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 67-79

Springer Publishing Company

Access to resources Recommend Favorite

CMOS prototype vision chip with digital pixel structure for grey level image segmentation by means of thresholding and time multiplexing

By Garcia-Lamont Jair

International Journal of Electronics, Vol. 96, Iss. 8, 2009-08 ,pp. : 795-802

Taylor & Francis Ltd

Access to resources Recommend Favorite

Digital-only PLL with adaptive search step

International Journal of Electronics, Vol. 101, Iss. 6, 2014-06 ,pp. : 865-876

Taylor & Francis Ltd

Access to resources Recommend Favorite

A 2.4 GHz 6.6 mA fully differential CMOS PLL frequency synthesiser

By Chi Baoyong Zhang Li Rhee Woogeun Wang Zhihua Chen Hongyi

International Journal of Electronics, Vol. 96, Iss. 10, 2009-10 ,pp. : 1039-1056

Taylor & Francis Ltd

Access to resources Recommend Favorite