A Low-Power Block-Matching Cell for Video Compression

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.27, Iss.3, 2001-05, pp. : 259-271

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Input impedance matching optimization for adaptive low-power low-noise amplifiers

By Chang Chun-hsiang Onabajo Marvin

Analog Integrated Circuits and Signal Processing, Vol. 77, Iss. 3, 2013-12 ,pp. : 583-592

Springer Publishing Company

Access to resources Recommend Favorite

A low-power DCO using inverter interlaced cascaded delay cell

Journal of Semiconductors, Vol. 35, Iss. 11, 2014-11 ,pp. : 115004-115009

IOP Publishing

Access to resources Recommend Favorite

A low-power VLSI implementation for fast full-search variable block size motion estimation

By Li Peng Tang Hua

International Journal of Electronics, Vol. 100, Iss. 9, 2013-09 ,pp. : 1240-1255

Taylor & Francis Ltd

Access to resources Recommend Favorite

Low-power 4-2 compressor circuits

By Margala Martin Durdle Nelson G.

International Journal of Electronics, Vol. 85, Iss. 2, 1998-08 ,pp. : 165-176

Taylor & Francis Ltd

Access to resources Recommend Favorite

FGMOS flip-flop for low-power signal processing

By Cisneros-Sinencio Luis F. Diaz-Sanchez Alejandro Ramirez-Angulo Jaime

International Journal of Electronics, Vol. 100, Iss. 12, 2013-12 ,pp. : 1683-1689

Taylor & Francis Ltd

Access to resources Recommend Favorite