A designer’s approach to device mismatch: Theory, modeling, simulation techniques, scripting, applications and examples

By Papathanasiou K.  

Analog Integrated Circuits and Signal Processing, Vol. 48, Iss. 2, 2006-08 ,pp. : 95-106

Springer Publishing Company

Access to resources Recommend Favorite

Modeling of channel mismatch in time-interleaved SAR ADC

By Dengquan Li   Liang Zhang   Zhangming Zhu   Yintang Yang  

Journal of Semiconductors, Vol. 36, Iss. 9, 2015-09 ,pp. : 95007-95013

IOP Publishing

Access to resources Recommend Favorite

Systematic Width-and-Length Dependent CMOS Transistor Mismatch Characterization and Simulation

By Serrano-Gotarredona T.  

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 3, 1999-12 ,pp. : 271-296

Springer Publishing Company

Access to resources Recommend Favorite

Fault Modeling and Simulation Using VHDL-AMS

By Perkins A.J.   Zwolinski M.   Chalk C.D.   Wilkins B.R.  

Analog Integrated Circuits and Signal Processing, Vol. 16, Iss. 2, 1998-06 ,pp. : 141-155

Springer Publishing Company

Access to resources Recommend Favorite

Modeling and simulation of asymmetric gate stack (ASYMGAS)-MOSFET

By Saxena M.   Haldar S.   Gupta M.   Gupta R.S.  

Solid-State Electronics, Vol. 47, Iss. 11, 2003-11 ,pp. : 2131-2134

Elsevier

Access to resources Recommend Favorite