A Dynamic Thermal Management Circuit for System-On-Chip Designs

Author： Chiueh H.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.36, Iss.1-2, 2003-07, pp. : 175-181

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep  

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite

Reusing existing resources for testing a multi-processor system-on-chip

By Lee Seung Eun  

International Journal of Electronics, Vol. 100, Iss. 3, 2013-03 ,pp. : 355-370

Taylor & Francis Ltd

Access to resources Recommend Favorite

A variability tolerant system-on-chip ready nano-CMOS analogue-to-digital converter

By Ghai D.   Mohanty S. P.   Kougianos E.  

International Journal of Electronics, Vol. 97, Iss. 4, 2010-04 ,pp. : 421-440

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design and Analysis of Power Integrity in Deep Submicron System-on-Chip Circuits

By Zheng L.-R.  

Analog Integrated Circuits and Signal Processing, Vol. 30, Iss. 1, 2002-01 ,pp. : 15-29

Springer Publishing Company

Access to resources Recommend Favorite

Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

By Iyengar V.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 213-230

Springer Publishing Company

Access to resources Recommend Favorite