

Author: Durisety Chandra Vijayraghavan Rajagopal Seshan Lakshmipriya Islam Syed Blalock Benjamin
Publisher: Springer Publishing Company
ISSN: 0925-1030
Source: Analog Integrated Circuits and Signal Processing, Vol.48, Iss.2, 2006-08, pp. : 143-150
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content










QMOS digital logic circuit design
By Koshy Kamal J. Balsara Poras T.
International Journal of Electronics, Vol. 87, Iss. 5, 2000-05 ,pp. :