A power scalable PLL frequency synthesizer for high-speed Δ—Σ ADC

By Siyang Han   Baoyong Chi   Xinwang Zhang   Zhihua Wang  

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 85002-85007

IOP Publishing

Access to resources Recommend Favorite

Theory of PLL fractional-N frequency synthesizers

By Marques A.   Steyaert M.   Sansen W.  

Wireless Networks, Vol. 4, Iss. 1, 1998-01 ,pp. : 79-85

Springer Publishing Company

Access to resources Recommend Favorite

A self-biased PLL with low power and compact area

By Hailong Jia   Xianmin Chen   Qi Liu   Guangtao Feng  

Journal of Semiconductors, Vol. 36, Iss. 10, 2015-10 ,pp. : 105007-105011

IOP Publishing

Access to resources Recommend Favorite

On the speed-up of lock up time in the PLL frequency synthesizer

By Sumi Yasuaki   Obote Shigeki   Tsuda Kazutoshi   Syoubu Kouichi   Fukui Yutaka  

International Journal of Electronics, Vol. 84, Iss. 2, 1998-02 ,pp. : 123-130

Taylor & Francis Ltd

Access to resources Recommend Favorite

PLL with dual PFDs for adjusting the loop bandwidth to input frequency ratio

By Woo Youngshin   Jang Young Min   Sung Man Young  

International Journal of Electronics, Vol. 90, Iss. 1, 2003-01 ,pp. : 43-55

Taylor & Francis Ltd

Access to resources Recommend Favorite