A self-biased PLL with low power and compact area

Author： Hailong Jia   Xianmin Chen   Qi Liu   Guangtao Feng  

Publisher： IOP Publishing

ISSN： 1674-4926

Source： Journal of Semiconductors, Vol.36, Iss.10, 2015-10, pp. : 105007-105011

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A low-power high-driving ability voltage control oscillator used in PLL

By Cheng Kuo-Hsing   Yang Wei-Bin   Chung Chun-Fu  

International Journal of Electronics, Vol. 91, Iss. 6, 2004-06 ,pp. : 361-375

Taylor & Francis Ltd

Access to resources Recommend Favorite

Low-Power Adaptive Biased Integrated Amplifiers

By Ferri G.  

Analog Integrated Circuits and Signal Processing, Vol. 33, Iss. 3, 2002-12 ,pp. : 249-262

Springer Publishing Company

Access to resources Recommend Favorite

A low-voltage low-power programmable fractional PLL in 0.18-m CMOS process

By Zhang M.  

Analog Integrated Circuits and Signal Processing, Vol. 65, Iss. 1, 2010-10 ,pp. : 33-42

Springer Publishing Company

Access to resources Recommend Favorite

Impact of technology on PLL power and frequency

By Sulaiman Mohd-Shahiman  

Microelectronics International, Vol. 23, Iss. 3, 2006-09 ,pp. : 49-54

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A low-power compact switched output adiabatic logic (CSOAL) family

By Liu F.   Lau K. T.   Siek L.   Chan P. K.  

International Journal of Electronics, Vol. 86, Iss. 3, 1999-03 ,pp. : 323-328

Taylor & Francis Ltd

Access to resources Recommend Favorite