Performance estimation of sub-30 nm junctionless tunnel FET (JLTFET)

Author: Bal Punyasloka   Akram M.   Mondal Partha   Ghosh Bahniman  

Publisher: Springer Publishing Company

ISSN: 1569-8025

Source: Journal of Computational Electronics, Vol.12, Iss.4, 2013-12, pp. : 782-789

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content