Simulations of Sub-100 nm Strained Si MOSFETs with High-κ Gate Stacks

Author: Yang L.   Watling J.   Adamu-Lema F.   Asenov A.   Barker J.  

Publisher: Springer Publishing Company

ISSN: 1569-8025

Source: Journal of Computational Electronics, Vol.3, Iss.3-4, 2004-10, pp. : 171-175

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content