Multi-scale strategy for high-k/metal-gate UTBB-FDSOI devices modeling with emphasis on back bias impact on mobility

By Nier O.   Rideau D.   Niquet Y.   Monsieur F.   Nguyen V.   Triozon F.   Cros A.   Clerc R.   Barbé J.   Palestri P.   Esseni D.   Duchemin I.   Smith L.   Silvestri L.   Nallet F.   Tavernier C.   Jaouen H.   Selmi L.  

Journal of Computational Electronics, Vol. 12, Iss. 4, 2013-12 ,pp. : 675-684

Springer Publishing Company

Access to resources Recommend Favorite

Using Adaptive Body Biasing for Robust Process Variation Aware DRAM Design

By Desai Satyajit   Roy Sanghamitra  

Journal of Low Power Electronics, Vol. 9, Iss. 1, 2013-04 ,pp. : 23-36

American Scientific Publishers

Access to resources Recommend Favorite

3D Monte Carlo Analysis of Discrete Dopant Effects on Electron noise in Si Devices

By Dollfus P.   VeláZquez J.   Bournel A.   Galdin-Retailleau S.  

Journal of Computational Electronics, Vol. 3, Iss. 3-4, 2004-10 ,pp. : 311-315

Springer Publishing Company

Access to resources Recommend Favorite

A multilayer process for the connection of fine-pitch-devices on molded interconnect devices (MIDs)

By Leneke Thomas   Hirsch Soeren   Schmidt Bertram  

Circuit World, Vol. 35, Iss. 2, 2009-05 ,pp. : 23-29

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Random Doping Fluctuations of Small-Signal Parameters in Nanoscale Semiconductor Devices

By Andrei Petru   Mayergoyz Isaak  

Journal of Computational Electronics, Vol. 3, Iss. 3-4, 2004-10 ,pp. : 211-214

Springer Publishing Company

Access to resources Recommend Favorite