Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology ^†

By Batra Pooja   Skordas Spyridon   LaTulipe Douglas   Winstel Kevin   Kothandaraman Chandrasekharan   Himmel Ben   Maier Gary   He Bishan   Wehella Gamage Deepal   Golz John   Lin Wei   Vo Tuan   Priyadarshini Deepika   Hubbard Alex   Cauffman Kristian   Peethala Brown   Barth John   Kirihata Toshiaki   Graves-Abe Troy   Robson Norman   Iyer Subramanian  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-05 ,pp. : 77-89

MDPI

Access to resources Recommend Favorite

HIGHER EFFICIENCY OF CMOS-PROCESS-COMPATIBLE PHOTODIODES IN SOI-TECHNIQUE BY REFLECTING FILMS

By  

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-75-C4-78

Edp Sciences

Access to resources Recommend Favorite

An SOI CMOS-Based Multi-Sensor MEMS Chip for Fluidic Applications †

By Mansoor Mohtashim   Haneef Ibraheem   Akhtar Suhail   Rafiq Muhammad Aftab   De Luca Andrea   Ali Syed Zeeshan   Udrea Florin  

Sensors, Vol. 16, Iss. 11, 2016-11 ,pp. : 1608-1608

MDPI

Access to resources Recommend Favorite

Physical limits for scaling of integrated circuits

By  

Journal of Physics: Conference Series , Vol. 248, Iss. 1, 2010-11 ,pp. : 363-370

IOP Publishing

Access to resources Recommend Favorite

CMOS TECHNOLOGY FOR CCD VIDEO MEMORIES

By  

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-41-C4-44

Edp Sciences

Access to resources Recommend Favorite