Related content

Memory characteristics and the tunneling mechanism of Au nanocrystals embedded in a DyScO₃ high-k gate dielectric layer

By Chan K C   Lee P F   Li D F   Dai J Y  

Semiconductor Science and Technology, Vol. 26, Iss. 2, 2011-02 ,pp. : 25015-25019

IOP Publishing

Access to resources Recommend Favorite

Analytical modeling of the direct tunneling current through high-k gate stacks for long-channel cylindrical surrounding-gate MOSFETs

By Lina Shi   Yiqi Zhuang   Cong Li   Dechang Li  

Journal of Semiconductors, Vol. 35, Iss. 3, 2014-03 ,pp. : 34009-34014

IOP Publishing

Access to resources Recommend Favorite

Capacitance-voltage analysis of a high- k dielectric on silicon

By Rathee Davinder   Arya Sandeep K.   Kumar Mukesh  

Journal of Semiconductors, Vol. 33, Iss. 2, 2012-02 ,pp. : 22001-22004

IOP Publishing

Access to resources Recommend Favorite

Performance analysis of 20 nm gate-length In_0.2Al_0.8N/GaN HEMT with Cu-gate having a remarkable high I_ON/I_OFF ratio

By Bhattacharjee A.   Lenka T. R.  

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 64002-64007

IOP Publishing

Access to resources Recommend Favorite

A replacement of high-k process for CMOS transistor by atomic layer deposition

By Han Jin-Woo     Yang J Joshua   Moon Dong-Il   Choi Yang-Kyu   Williams R Stanley   Meyyappan M  

Semiconductor Science and Technology, Vol. 28, Iss. 8, 2013-08 ,pp. : 82003-82006

IOP Publishing

Access to resources Recommend Favorite