Performance analysis of silicon nanowire transistors considering effective oxide thickness of high-k gate dielectric

By Chandra S. Theodore   Balamurugan N. B.  

Journal of Semiconductors, Vol. 35, Iss. 4, 2014-04 ,pp. : 44001-44004

IOP Publishing

Access to resources Recommend Favorite

Analytical modeling of the direct tunneling current through high-k gate stacks for long-channel cylindrical surrounding-gate MOSFETs

By Lina Shi   Yiqi Zhuang   Cong Li   Dechang Li  

Journal of Semiconductors, Vol. 35, Iss. 3, 2014-03 ,pp. : 34009-34014

IOP Publishing

Access to resources Recommend Favorite

A replacement of high-k process for CMOS transistor by atomic layer deposition

By Han Jin-Woo     Yang J Joshua   Moon Dong-Il   Choi Yang-Kyu   Williams R Stanley   Meyyappan M  

Semiconductor Science and Technology, Vol. 28, Iss. 8, 2013-08 ,pp. : 82003-82006

IOP Publishing

Access to resources Recommend Favorite

Simulation of electrical characteristics and structural optimization for small-scaled dual-gate GeOI MOSFET with high-k gate dielectric

By Yurong Bai   Jingping Xu   Lu Liu   Minmin Fan  

Journal of Semiconductors, Vol. 35, Iss. 9, 2014-09 ,pp. : 94002-94007

IOP Publishing

Access to resources Recommend Favorite

Improved dc and power performance of AlGaN/GaN high electron mobility transistors with Sc 2 O 3 gate dielectric or surface passivation

By Luo B.   Mehandru R.   Kim J.   Ren F.   Gila B.P.   Onstine A.H.   Abernathy C.R.   Pearton S.J.   Gotthold D.   Birkhahn R.   Peres B.   Fitch R.C.   Moser N.   Gillespie J.K.   Jessen G.H.   Jenkins T.J.   Yannuzi M.J.   Via G.D.   Crespo A.  

Solid-State Electronics, Vol. 47, Iss. 10, 2003-10 ,pp. : 1781-1786

Elsevier

Access to resources Recommend Favorite