Memory-cell layout as a factor in the single-event-upset susceptibility of submicron dice CMOS SRAM

ISSN： 1063-7397

Source： Russian Microelectronics, Vol.40, Iss.3, 2011-05, pp. : 170-175

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Impact of temperature on single event upset measurement by heavy ions in SRAM devices

By Tianqi Liu Chao Geng Zhangang Zhang Fazhan Zhao Song Gu Teng Tong Kai Xi Gang Liu Zhengsheng Han Mingdong Hou Jie Liu

Journal of Semiconductors, Vol. 35, Iss. 8, 2014-08 ,pp. : 84008-84013

IOP Publishing

Access to resources Recommend Favorite

Laser SEU sensitivity mapping of deep submicron CMOS SRAM

By Yongtao Yu Guoqiang Feng Rui Chen Jianwei Han

Journal of Semiconductors, Vol. 35, Iss. 6, 2014-06 ,pp. : 64011-64014

IOP Publishing

Access to resources Recommend Favorite

Impacts of test factors on heavy ion single event multiple-cell upsets in nanometer-scale SRAM

By Yinhong Luo Fengqi Zhang Hongxia Guo Yao Xiao Wen Zhao Lili Ding Yuanming Wang

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 114009-114014

IOP Publishing

Access to resources Recommend Favorite

A four-interleaving HBD SRAM cell based on dual DICE for multiple node collection mitigation

By Lin Liu Suge Yue Shijin Lu

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 115007-115010

IOP Publishing

Access to resources Recommend Favorite

Modeling and simulation of single-event effect in CMOS circuit

By Suge Yue Xiaolin Zhang Yuanfu Zhao Lin Liu Hanning Wang

Journal of Semiconductors, Vol. 36, Iss. 11, 2015-11 ,pp. : 111002-111011

IOP Publishing

Access to resources Recommend Favorite