Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding

Author： Wu Tie-Bin   Liu Heng-Zhu   Liu Peng-Xia  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.29, Iss.6, 2013-12, pp. : 849-859

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

Guest Editorial: Test and Verification Challenges for Future Microprocessors and SoC Designs

By Ray Sandip   Bhadra Jay   Abadir Magdy   Wang Li-C  

Journal of Electronic Testing, Vol. 29, Iss. 5, 2013-10 ,pp. : 621-623

Springer Publishing Company

Access to resources Recommend Favorite

On Concurrent Test of Core-Based SOC Design

By Huang Y.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 401-414

Springer Publishing Company

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite

A Graph-Based Approach to Power-Constrained SOC Test Scheduling

By Su Chih-Pin   Wu Cheng-Wen  

Journal of Electronic Testing, Vol. 20, Iss. 1, 2004-02 ,pp. : 45-60

Springer Publishing Company

Access to resources Recommend Favorite

Distributed Diagnosis of Interconnections in SoC and MCM Designs

By Pendurkar Rajesh  

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 291-307

Springer Publishing Company

Access to resources Recommend Favorite