A threshold voltage model of short-channel fully-depleted recessed-source/drain (Re-S/D) SOI MOSFETs with high-k dielectric

Author： Dubey Sarvesh   Dubey Sarvesh   Dubey Sarvesh  

Publisher： IOP Publishing

E-ISSN： 1741-4199|24|10|108505-108512

ISSN： 1674-1056

Source： Chinese Physics B, Vol.24, Iss.10, 2015-10, pp. : 108505-108512

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K

By  

Le Journal de Physique IV, Vol. 08, Iss. PR3, 1998-06 ,pp. : Pr3-25-Pr3-28

Edp Sciences

Access to resources Recommend Favorite

Temperature dependence of hot-carrier effects in 0.2 µm N- and P-channel fully-depleted Unibond MOSFETs

By  

Le Journal de Physique IV, Vol. 08, Iss. PR3, 1998-06 ,pp. : Pr3-13-Pr3-16

Edp Sciences

Access to resources Recommend Favorite

A two-dimensional analytical model for channel potential and threshold voltage of short channel dual material gate lightly doped drain MOSFET

By  

Chinese Physics B, Vol. 23, Iss. 11, 2014-11 ,pp. : 118505-118510

IOP Publishing

Access to resources Recommend Favorite

A Quasi-3D Threshold Voltage Model for Dual-Metal Quadruple-Gate MOSFETs

By  

Chinese Physics Letters, Vol. 31, Iss. 12, 2014-12 ,pp. : 128502-128504

IOP Publishing

Access to resources Recommend Favorite

Non-equilibrium dielectric response of high-K gate stacks in Si MOSFETS: application to SO interface phonon scattering

By  

Journal of Physics: Conference Series , Vol. 35, Iss. 1, 2006-04 ,pp. : 255-268

IOP Publishing

Access to resources Recommend Favorite