Back gate voltage and buried-oxide thickness influences on the series resistance of fully depleted SOI MOSFETs at 77 K

By  

Le Journal de Physique IV, Vol. 08, Iss. PR3, 1998-06 ,pp. : Pr3-25-Pr3-28

Edp Sciences

Access to resources Recommend Favorite

Low temperature operation of 0.13 $\mu$m Partially-Depleted SOI nMOSFETs with floating body

By  

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 31-34

Edp Sciences

Access to resources Recommend Favorite

A new method to extract the effective trap density at the buried oxide/underlying substrate interface in enhancement-mode SOI MOSFETs at low temperatures

By  

Le Journal de Physique IV, Vol. 08, Iss. PR3, 1998-06 ,pp. : Pr3-45-Pr3-48

Edp Sciences

Access to resources Recommend Favorite

The impact of an external body-bias on the hot-carrier degradation of Partially Depleted SOI N-MOSFETs at cryogenic temperatures

By  

Le Journal de Physique IV, Vol. 12, Iss. 3, 2002-05 ,pp. : 11-14

Edp Sciences

Access to resources Recommend Favorite

Effects of back gate bias on radio-frequency performance in partially depleted silicon-on-inslator nMOSFETs

By Kai Lü   Jing Chen   Jie-Xin Luo   Wei-Wei He   Jian-Qiang Huang   Zhan Chai   Xi Wang  

Chinese Physics B, Vol. 24, Iss. 8, 2015-08 ,pp. : 88501-88504

IOP Publishing

Access to resources Recommend Favorite