Related content

High-Q RF inductors on 20 Ω.cm silicon realized through wafer-level packaging techniques

By Carchon G.J.   Raedt W De   Beyne E  

Microelectronics International, Vol. 20, Iss. 1, 2003-01 ,pp. : 26-30

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

3D LED and IC wafer level packaging

By Lau John   Lee Ricky   Yuen Matthew   Chan Philip  

Microelectronics International, Vol. 27, Iss. 2, 2010-05 ,pp. : 98-105

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Wafer level packaging of compliant, chip size ICs

By Fjelstad Joseph   DiStefano Thomas   Faraci Anthony  

Microelectronics International, Vol. 17, Iss. 2, 2000-02 ,pp. : 23-27

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Thermomechanical Reliability Study of Benzocyclobutene Film in Wafer-Level Chip-Size Package

By Lee K.-O.  

Journal of Electronic Materials, Vol. 41, Iss. 4, 2012-04 ,pp. : 706-711

Springer Publishing Company

Access to resources Recommend Favorite

A Reliability Statistics Perspective on the Pitfalls of Standard Wafer-Level Electromigration Accelerated Test (SWEAT)

By Tan C.M.  

Journal of Electronic Testing, Vol. 17, Iss. 1, 2001-02 ,pp. : 63-68

Springer Publishing Company

Access to resources Recommend Favorite