Wafer level packaging of compliant, chip size ICs

By Fjelstad Joseph   DiStefano Thomas   Faraci Anthony  

Microelectronics International, Vol. 17, Iss. 2, 2000-02 ,pp. : 23-27

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs

By Zhang Bei   Agrawal Vishwani  

Journal of Electronic Testing, Vol. 30, Iss. 1, 2014-02 ,pp. : 57-75

Springer Publishing Company

Access to resources Recommend Favorite

High-Q RF inductors on 20 Ω.cm silicon realized through wafer-level packaging techniques

By Carchon G.J.   Raedt W De   Beyne E  

Microelectronics International, Vol. 20, Iss. 1, 2003-01 ,pp. : 26-30

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Selective bonding and encapsulation for wafer-level vacuum packaging of MEMS and related micro systems

By Tao Y.   Malshe A.P.   Brown W.D.  

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 251-258

Elsevier

Access to resources Recommend Favorite

New challenges for 300mm Si technology: 3D interconnects at wafer scale by aligned wafer bonding

By Dragoi V.   Lindner P.   Tischler M.   Schaefer C.  

Materials Science in Semiconductor Processing, Vol. 5, Iss. 4, 2002-08 ,pp. : 425-428

Elsevier

Access to resources Recommend Favorite