Behavioral Level Noise Modeling and Jitter Simulation of Phase-Locked Loops with Faults Using VHDL-AMS

Author: Godambe N.J.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.13, Iss.1, 1998-08, pp. : 7-17

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content