Author: Ravi S.
Publisher: Springer Publishing Company
ISSN: 0923-8174
Source: Journal of Electronic Testing, Vol.13, Iss.2, 1998-10, pp. : 201-212
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A New Testability Calculation Method to Guide RTL Test Generation
By Raik Jaan
Journal of Electronic Testing, Vol. 21, Iss. 1, 2005-02 ,pp. :
Design Error Diagnosis with Re-Synthesis in Combinational Circuits
By Ubar R.
Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. :
By Orcioni Simone Biagetti Giorgio Conti Massimo
Analog Integrated Circuits and Signal Processing, Vol. 38, Iss. 2-3, 2004-02 ,pp. :