Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.1, 2002-02, pp. : 29-42

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits

By Ravi S.

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 201-212

Springer Publishing Company

Access to resources Recommend Favorite

Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations

By Raik J. Ubar R.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 213-226

Springer Publishing Company

Access to resources Recommend Favorite

Random Pattern Testability of Control and Address Circuitry of an Embedded Memory with Feed-Forward Data-Path Connections

By Savir J.

Journal of Electronic Testing, Vol. 15, Iss. 3, 1999-12 ,pp. : 279-296

Springer Publishing Company

Access to resources Recommend Favorite

Modeling Custom Digital Circuits for Test

By Bose Soumitra

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 591-609

Springer Publishing Company

Access to resources Recommend Favorite

A DFT Technique for Testing High-Speed Circuits with Arbitrarily Slow Testers

By Nummer M.

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 299-314

Springer Publishing Company

Access to resources Recommend Favorite