Random Pattern Testability of Control and Address Circuitry of an Embedded Memory with Feed-Forward Data-Path Connections

Author： Savir J.  

Publisher： Springer Publishing Company

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.15, Iss.3, 1999-12, pp. : 279-296

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

On Random Pattern Testability of Cryptographic VLSI Cores

By Schubert A.  

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 185-192

Springer Publishing Company

Access to resources Recommend Favorite

Controller Resynthesis for Testability Enhancement of RTL Controller/Data Path Circuits

By Ravi S.  

Journal of Electronic Testing, Vol. 13, Iss. 2, 1998-10 ,pp. : 201-212

Springer Publishing Company

Access to resources Recommend Favorite

Testability Trade-Offs for BIST Data Paths

By Nicolici Nicola  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 169-179

Springer Publishing Company

Access to resources Recommend Favorite

Testability Enhancement for Control-Flow Intensive Behaviors

By Ockunzzi K.A.   Papachristou C.A.  

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 239-257

Springer Publishing Company

Access to resources Recommend Favorite

Fast Hierarchical Test Path Construction for Circuits with DFT-Free Controller-Datapath Interface

By Makris Y.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 29-42

Springer Publishing Company

Access to resources Recommend Favorite