Optimization of multi-output fixed-polarity Reed-Muller circuits using the genetic algorithm

By Yang H.   Tan E. C.  

International Journal of Electronics, Vol. 86, Iss. 6, 1999-06 ,pp. : 663-670

Taylor & Francis Ltd

Access to resources Recommend Favorite

Implementation of self-checking two-level combinational logic on FPGA and CPLD circuits

By Stojcev M.K.   Djordjevic G.L.   Stankovic T.R.  

Microelectronics Reliability, Vol. 44, Iss. 1, 2004-01 ,pp. : 173-178

Elsevier

Access to resources Recommend Favorite

Theorems for Fault Collapsing in Combinational Circuits

By Vaaje Audhild  

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 23-36

Springer Publishing Company

Access to resources Recommend Favorite

Statistical analysis of multiple intermittent faults in combinational circuits

By Abd-El-Barr Mostafa H.   Ansari Shad I.  

International Journal of Electronics, Vol. 80, Iss. 5, 1996-05 ,pp. : 647-660

Taylor & Francis Ltd

Access to resources Recommend Favorite

Design Error Diagnosis with Re-Synthesis in Combinational Circuits

By Ubar R.  

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 73-82

Springer Publishing Company

Access to resources Recommend Favorite