Analysis of Application of the IDDQ Technique to the Deep Sub-Micron VLSI Testing

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.1, 2002-02, pp. : 89-97

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A Novel Application of C-AFM: Deep Sub-micron Single Probing for IC Failure Analysis

By Lee J.C. Chuang J.H.

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1687-1692

Elsevier

Access to resources Recommend Favorite

IDDQ Testing of Submicron CMOS—by Cooling?

By Rencz M.

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 453-461

Springer Publishing Company

Access to resources Recommend Favorite

Investigation of iridium as a gate electrode for deep sub-micron CMOS technology

By Pawlak M.A. Schram T. Maex K. Vantomme A.

Microelectronic Engineering, Vol. 70, Iss. 2, 2003-11 ,pp. : 373-376

Elsevier

Access to resources Recommend Favorite

IDDT Testing versus IDDQ Testing

By Min Y.

Journal of Electronic Testing, Vol. 13, Iss. 1, 1998-08 ,pp. : 51-55

Springer Publishing Company

Access to resources Recommend Favorite

Electro-thermal behaviour of a sub-micron silicon diode

By Muscato O Stefano V Di

Semiconductor Science and Technology, Vol. 28, Iss. 2, 2013-02 ,pp. : 25021-25030

IOP Publishing

Access to resources Recommend Favorite