Pad Over Active (POA) solutions for three metal level BCD5 mixed power process - Design and validation of ESD protections

Author： Andreini A. Neva C. Renard L. Sironi G. Speroni F. Sponton L. Tampellini F. Tiziani R.

Publisher： Elsevier

ISSN： 0026-2714

Source： Microelectronics Reliability, Vol.43, Iss.9, 2003-09, pp. : 1377-1382

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Optimization of ESD protection structures suitable for BCD6 smart power technology

By Meneghesso G. Novembre N. Zanoni E. Sponton L. Cerati L. Croce G.

Microelectronics Reliability, Vol. 43, Iss. 9, 2003-09 ,pp. : 1589-1594

Elsevier

Access to resources Recommend Favorite

PAD design reliability for SMD passives

By Dusek Milos Szendiuch Ivan Szuscik Petr

Microelectronics International, Vol. 17, Iss. 1, 2000-01 ,pp. : 8-12

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Design optimization of ESD protection and latchup prevention for a serial I/O IC

By Huang C.-Y. Chen W.-F. Chuan S.-Y. Chiu F.-C. Tseng J.-C. Lin I.-C. Chao C.-J. Leu L.-Y. Ker M.-D.

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 213-221

Elsevier

Access to resources Recommend Favorite

Design of novel DDSCR with embedded PNP structure for ESD protection

By Xiuwen Bi Hailian Liang Xiaofeng Gu Long Huang

Journal of Semiconductors, Vol. 36, Iss. 12, 2015-12 ,pp. : 124007-124010

IOP Publishing

Access to resources Recommend Favorite

Single-phase high power factor pre-regulator with three-level modulation scheme

By Lin Bor-Ren Lu Hsin-Hung

International Journal of Electronics, Vol. 87, Iss. 9, 2000-09 ,pp. : 1139-1151

Taylor & Francis Ltd

Access to resources Recommend Favorite