Inductance Modeling for On-Chip Interconnects

By Tu S-W.  

Analog Integrated Circuits and Signal Processing, Vol. 35, Iss. 1, 2003-04 ,pp. : 65-78

Springer Publishing Company

Access to resources Recommend Favorite

Novel layout technique for on-chip inductance minimization

By Dao V.T.S.   Etoh T.G.   Tanaka M.   Akino T.  

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 3-8

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Characterization, design and modeling of on-chip interleaved transformers in CMOS RFICs

By Zhao Dan  

Analog Integrated Circuits and Signal Processing, Vol. 66, Iss. 1, 2011-01 ,pp. : 67-79

Springer Publishing Company

Access to resources Recommend Favorite

Circuit Design of an On-Chip Temperature-Compensated Constant Transconductance Reference

By Chen Jiwei  

Analog Integrated Circuits and Signal Processing, Vol. 37, Iss. 3, 2003-01 ,pp. : 215-222

Springer Publishing Company

Access to resources Recommend Favorite

The Effect of Signal Activity on Propagation Delay of CMOS Logic Gates Driving Coupled On-Chip Interconnections

By Tang K.T.  

Analog Integrated Circuits and Signal Processing, Vol. 31, Iss. 3, 2002-06 ,pp. : 209-224

Springer Publishing Company

Access to resources Recommend Favorite