2D analysis of functional stress degradations on power VDMOS transistor

Author: Beydoun B   Zoaeter M   Alaeddine A   Rachidi I   Bahsoun F   Charlot J-J.   Charles J-P.  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.21, Iss.2, 2004-02, pp. : 16-22

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Modifications of physical and electrical properties of the vertical double-diffused metal oxide semiconductor (VDMOS) transistor are observed on using the device under some conditions of "functional" stress. This paper presents the characterization and the 2D simulation for the pre- and post-stressed device, to point out the degraded parameters due to the functional stress, and to analyze their effects on the degradation of the VDMOS static and dynamic characteristics.