Voltage scaling ‐ a novel approach for crosstalk reduction in global VLSI interconnects

Author: Kaushik B.K.   Sarkar S.   Agarwal R.P.   Joshi R.C.  

Publisher: Emerald Group Publishing Ltd

ISSN: 1356-5362

Source: Microelectronics International, Vol.24, Iss.1, 2007-01, pp. : 40-45

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract