Integrated functional partitioning and synthesis for low power distributed systems of systems-on-a-chip

ISSN： 1741-1068

Source： International Journal of Embedded Systems, Vol.1, Iss.1-2, 2006-01, pp. : 2-13

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

LusSy: An open tool for the analysis of systems-on-a-chip at the transaction level

By Moy Matthieu Maraninchi Florence Maillet-Contoz Laurent

Design Automation for Embedded Systems, Vol. 10, Iss. 2-3, 2005-09 ,pp. : 73-104

Springer Publishing Company

Access to resources Recommend Favorite

Full simulation coverage for SystemC transaction-level models of systems-on-a-chip

By Helmstetter C. Maraninchi F. Maillet-Contoz L.

Formal Methods in System Design, Vol. 35, Iss. 2, 2009-10 ,pp. : 152-189

Springer Publishing Company

Access to resources Recommend Favorite

Synthesis and Time Partitioning for Reconfigurable Systems

By Ouni B. Mtibaa A. Abid M.

Design Automation for Embedded Systems, Vol. 9, Iss. 3, 2004-09 ,pp. : 177-191

Springer Publishing Company

Access to resources Recommend Favorite

A distributed component framework for integrated network and systems management

By Knahl M Hofmann H.D. Phippen A

Information Management & Computer Security, Vol. 7, Iss. 5, 1999-05 ,pp. : 254-260

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Partitioning bin-packing algorithms for distributed real-time systems

By Niz Dionisio De Rajkumar Raj

International Journal of Embedded Systems, Vol. 2, Iss. 3-4, 2007-08 ,pp. : 196-208

Inderscience Publishers

Access to resources Recommend Favorite