Effects of back gate bias on radio-frequency performance in partially depleted silicon-on-inslator nMOSFETs

By Kai Lü   Jing Chen   Jie-Xin Luo   Wei-Wei He   Jian-Qiang Huang   Zhan Chai   Xi Wang  

Chinese Physics B, Vol. 24, Iss. 8, 2015-08 ,pp. : 88501-88504

IOP Publishing

Access to resources Recommend Favorite

Scaling of Access and Data Transistor for High Performance DRAM Cell Design

By Singh Tomar Abhishek   Kumar Magraiya Vijay   Raj Balwinder  

Quantum Matter, Vol. 2, Iss. 5, 2013-10 ,pp. : 412-416

American Scientific Publishers

Access to resources Recommend Favorite

GATE OXIDE QUALITY OF DRAM TRENCH CAPACITORS

By  

Le Journal de Physique Colloques, Vol. 49, Iss. C4, 1988-09 ,pp. : C4-283-C4-286

Edp Sciences

Access to resources Recommend Favorite

Three-Dimensional Wafer Stacking Using Cu TSV Integrated with 45 nm High Performance SOI-CMOS Embedded DRAM Technology ^†

By Batra Pooja   Skordas Spyridon   LaTulipe Douglas   Winstel Kevin   Kothandaraman Chandrasekharan   Himmel Ben   Maier Gary   He Bishan   Wehella Gamage Deepal   Golz John   Lin Wei   Vo Tuan   Priyadarshini Deepika   Hubbard Alex   Cauffman Kristian   Peethala Brown   Barth John   Kirihata Toshiaki   Graves-Abe Troy   Robson Norman   Iyer Subramanian  

Journal of Low Power Electronics and Applications, Vol. 4, Iss. 2, 2014-05 ,pp. : 77-89

MDPI

Access to resources Recommend Favorite

Hot carrier effects in sub-0.1 µm gate length MOSFETs between room and liquid helium temperatures

By  

Le Journal de Physique IV, Vol. 04, Iss. C6, 1994-06 ,pp. : C6-75-C6-80

Edp Sciences

Access to resources Recommend Favorite