Related content

Distributed Diagnosis of Interconnections in SoC and MCM Designs

By Pendurkar Rajesh  

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 291-307

Springer Publishing Company

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.  

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite

Efficient Test Compression Technique for SoC Based on Block Merging and Eight Coding

By Wu Tie-Bin   Liu Heng-Zhu   Liu Peng-Xia  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 849-859

Springer Publishing Company

Access to resources Recommend Favorite

An Algebraic Approach to Formal Verification of Microprocessors

By Hirabayashi K.  

Journal of Electronic Testing, Vol. 17, Iss. 6, 2001-12 ,pp. : 543-544

Springer Publishing Company

Access to resources Recommend Favorite

A Semantics-based Translation Method for Automated Verification of SystemC TLM Designs

By Gao Yanyan   Li Xi  

Journal of Electronic Testing, Vol. 29, Iss. 5, 2013-10 ,pp. : 685-695

Springer Publishing Company

Access to resources Recommend Favorite