Low Power Memory Built in Self Test Address Generator Using Clock Controlled Linear Feedback Shift Registers

Author: Krishna K.   Sailaja M.  

Publisher: Springer Publishing Company

ISSN: 0923-8174

Source: Journal of Electronic Testing, Vol.30, Iss.1, 2014-02, pp. : 77-85

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next