Memory-cell layout as a factor in the single-event-upset susceptibility of submicron dice CMOS SRAM

Author: Stenin V.  

Publisher: MAIK Nauka/Interperiodica

ISSN: 1063-7397

Source: Russian Microelectronics, Vol.40, Iss.3, 2011-05, pp. : 170-175

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract