Vertical MOS-gated pin-diodes: MOS-gated tunneling transistors in Si(100) and Si(111)

By Schulze J.   Fink C.   Sulima T.   Eisele I.   Hansch W.  

Thin Solid Films, Vol. 380, Iss. 1, 2000-12 ,pp. : 154-157

Elsevier

Access to resources Recommend Favorite

Selectively grown vertical Si MOS transistor with reduced overlap capacitances

By Klaes D.   Moers J.   Tonnesmann A.   Wickenhauser S.   Vescan L.   Marso M.   Grabolla T.   Grimm M.   Luth H.  

Thin Solid Films, Vol. 336, Iss. 1, 1998-12 ,pp. : 306-308

Elsevier

Access to resources Recommend Favorite

Magnetic‐Induced‐Piezopotential Gated MoS₂ Field‐Effect Transistor at Room Temperature

By  

ADVANCED MATERIALS, Vol. 30, Iss. 8, 2018-02 ,pp. : n/a-n/a

John Wiley & Sons Inc

Access to resources Recommend Favorite

Vertical Si p-MOS transistor selectively grown by low pressure chemical vapour deposition

By Loo R.   Vescan L.   Moers J.   Langen W.   Klaes D.   Zastrow U.   Kordos P.   Luth H.   Behammer D.   Grabolla T.  

Thin Solid Films, Vol. 294, Iss. 1, 1997-02 ,pp. : 267-270

Elsevier

Access to resources Recommend Favorite

Integration of High‐k Oxide on MoS2 by Using Ozone Pretreatment for High‐Performance MoS2 Top‐Gated Transistor with Thickness‐Dependent Carrier Scattering Investigation

By  

SMALL, Vol. 11, Iss. 44, 2015-11 ,pp. : 5932-5938

John Wiley & Sons Inc

Access to resources Recommend Favorite