Decentralized BIST Methodology for System Level Interconnects

Author： Su C.

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.15, Iss.3, 1999-12, pp. : 255-265

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Estimation of BIST Resources During High-Level Synthesis

By Parulkar I.

Journal of Electronic Testing, Vol. 13, Iss. 3, 1998-12 ,pp. : 221-237

Springer Publishing Company

Access to resources Recommend Favorite

LI-BIST: A Low-Cost Self-Test Scheme for SoC Logic Cores and Interconnects

By Sekar K.

Journal of Electronic Testing, Vol. 19, Iss. 2, 2003-04 ,pp. : 113-123

Springer Publishing Company

Access to resources Recommend Favorite

A High-Level EDA Environment for the Automatic Insertion of HD-BIST Structures

By Benso A.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 179-184

Springer Publishing Company

Access to resources Recommend Favorite

Capacity analysis of a simple integrated planar optical interconnects system

By Al-Ababneh N.

International Journal of Electronics, Vol. 94, Iss. 9, 2007-09 ,pp. : 845-855

Taylor & Francis Ltd

Access to resources Recommend Favorite

Stochastic Methodology to Estimate Costs of HVDC Transmission System

Journal of Energy and Power Sources, Vol. 2, Iss. 2, 2015-02 ,pp. : 90-98

Ethan Publishing Company

Access to resources Recommend Favorite