An Approach to Minimize the Test Configuration for the Logic Cells of the Xilinx XC4000 FPGAs Family

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.16, Iss.3, 2000-06, pp. : 289-299

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Efficient BIST Architecture for Delay Faults in the Logic Cells of Symmetrical SRAM-Based FPGAs

By Girard Patrick

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 161-172

Springer Publishing Company

Access to resources Recommend Favorite

An Approach to Seeking Policy Disputes Based on Dispute Cycle Avoidance and Configuration Guideline

By Zhang C.

Telecommunication Systems, Vol. 24, Iss. 2-4, 2003-10 ,pp. : 293-322

Springer Publishing Company

Access to resources Recommend Favorite

Synthesis of regular expressions for FPGAs

By Bispo Joao

International Journal of Electronics, Vol. 95, Iss. 7, 2008-07 ,pp. : 685-704

Taylor & Francis Ltd

Access to resources Recommend Favorite

A Fault Tolerant Technique for FPGAs

By Emmert J.M.

Journal of Electronic Testing, Vol. 16, Iss. 6, 2000-12 ,pp. : 591-606

Springer Publishing Company

Access to resources Recommend Favorite

Scaling of i DDT Test Methods for Random Logic Circuits

By Chehab Ali

Journal of Electronic Testing, Vol. 22, Iss. 1, 2006-02 ,pp. : 11-22

Springer Publishing Company

Access to resources Recommend Favorite