Test Cycle Count Reduction in a Parallel Scan BIST Environment

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.16, Iss.5, 2000-10, pp. : 409-418

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L. Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite

Two-Dimensional Test Data Compression for Scan-Based Deterministic BIST

By Liang H-G.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 159-170

Springer Publishing Company

Access to resources Recommend Favorite

Optimization of Test Power and Data Volume in BIST Scheme Based on Scan Slice Overlapping

By Zhou Bin

Journal of Electronic Testing, Vol. 27, Iss. 1, 2011-02 ,pp. : 43-56

Springer Publishing Company

Access to resources Recommend Favorite

Enhanced Reduced Pin-Count Test for Full-Scan Design

By Vranken H.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 129-143

Springer Publishing Company

Access to resources Recommend Favorite

Minimized Power Consumption for Scan-Based BIST

By Gerstendörfer S.

Journal of Electronic Testing, Vol. 16, Iss. 3, 2000-06 ,pp. : 203-212

Springer Publishing Company

Access to resources Recommend Favorite