Multiple Scan Chain Design for Two-Pattern Testing

By Polian I.  

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 37-48

Springer Publishing Company

Access to resources Recommend Favorite

Achievement of higher testability goals through the modification of shift registers in LFSR-based testing

By Ahmad A.  

International Journal of Electronics, Vol. 82, Iss. 3, 1997-03 ,pp. : 249-260

Taylor & Francis Ltd

Access to resources Recommend Favorite

On robust two-pattern testing of one-dimensional CMOS iterative logic arrays

By Gizopoulos Dimitris   Paschalis Antonis   Nikolos Dimitris   Halatsis Constantine  

International Journal of Electronics, Vol. 86, Iss. 8, 1999-08 ,pp. : 967-978

Taylor & Francis Ltd

Access to resources Recommend Favorite

LFSR Characteristic Polynomials for Pseudo-Exhaustive TPG with Low Number of Seeds

By Kagaris D.   Tragoudas S.  

Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. : 233-244

Springer Publishing Company

Access to resources Recommend Favorite

Design of Nonlinear CA Based TPG Without Prohibited Pattern Set In Linear Time

By Das Sukanta  

Journal of Electronic Testing, Vol. 21, Iss. 1, 2005-02 ,pp. : 95-107

Springer Publishing Company

Access to resources Recommend Favorite