Author： Swaminathan S.
Publisher： Springer Publishing Company
ISSN： 0923-8174
Source： Journal of Electronic Testing, Vol.17, Iss.6, 2001-12, pp. : 529-542
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Related content
A Ring Architecture Strategy for BIST Test Pattern Generation
By Fagot C.
Journal of Electronic Testing, Vol. 19, Iss. 3, 2003-06 ,pp. :
Access to resources
Recommend
A Unified DFT Approach for BIST and External Test
Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. :
Test Set Compaction Using Relaxed Subsequence Removal
By Hsiao M.S.
Journal of Electronic Testing, Vol. 16, Iss. 4, 2000-08 ,pp. :