An Efficient Deterministic Test Pattern Generator for Scan-Based BIST Environment

By Wang W-L.   Lee K-J.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 43-53

Springer Publishing Company

Access to resources Recommend Favorite

Synthesis of Scan Chains for Netlist Descriptions at RT-Level

By Huang Y.  

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 189-201

Springer Publishing Company

Access to resources Recommend Favorite

Scan Latch Design for Test Applications

By Sheth Amit M.  

Journal of Electronic Testing, Vol. 20, Iss. 2, 2004-04 ,pp. : 213-216

Springer Publishing Company

Access to resources Recommend Favorite

Multiple Scan Chain Design for Two-Pattern Testing

By Polian I.  

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 37-48

Springer Publishing Company

Access to resources Recommend Favorite

Deterministic Test Vector Compression/Decompression for Systems-on-a-Chip Using an Embedded Processor

By Jas A.  

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 503-514

Springer Publishing Company

Access to resources Recommend Favorite