Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.18, Iss.2, 2002-04, pp. : 213-230

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multiple-Constraint Driven System-on-Chip Test Time Optimization

By Pouget Julien

Journal of Electronic Testing, Vol. 21, Iss. 6, 2005-12 ,pp. : 599-611

Springer Publishing Company

Access to resources Recommend Favorite

A Note on System-on-Chip Test Scheduling Formulation

By Koranne Sandeep

Journal of Electronic Testing, Vol. 20, Iss. 3, 2004-06 ,pp. : 309-313

Springer Publishing Company

Access to resources Recommend Favorite

CAS-BUS: A Test Access Mechanism and a Toolbox Environment for Core-Based System Chip Testing

By Benabdenbi M.

Journal of Electronic Testing, Vol. 18, Iss. 4-5, 2002-08 ,pp. : 455-473

Springer Publishing Company

Access to resources Recommend Favorite

Bandwidth Analysis of Functional Interconnects Used as Test Access Mechanism

By Berg Ardy

Journal of Electronic Testing, Vol. 26, Iss. 4, 2010-08 ,pp. : 453-464

Springer Publishing Company

Access to resources Recommend Favorite

A Co-optimization Routing Algorithm in Wireless Sensor Network

By Jin Ran

Wireless Personal Communications, Vol. 70, Iss. 4, 2013-06 ,pp. : 1977-1991

Springer Publishing Company

Access to resources Recommend Favorite