Testable designs of one-count generators

By Haniotakis Th.   Paschalis A.   Halatsis C.   Philokyprou G.  

International Journal of Electronics, Vol. 85, Iss. 5, 1998-11 ,pp. : 629-650

Taylor & Francis Ltd

Access to resources Recommend Favorite

Accurate Whole-Chip Diagnostic Strategy for Scan Designs with Multiple Faults

By Lin Yu-Chiun   Huang Shi-Yu  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 151-159

Springer Publishing Company

Access to resources Recommend Favorite

Static Test Compaction for Scan-Based Designs to Reduce Test Application Time

By Pomeranz I.  

Journal of Electronic Testing, Vol. 16, Iss. 5, 2000-10 ,pp. : 541-552

Springer Publishing Company

Access to resources Recommend Favorite

Fast C-testable array multipliers

By Gizopoulos Dimitris   Nikolos Dimitris   Paschalis Antonis  

International Journal of Electronics, Vol. 80, Iss. 4, 1996-04 ,pp. : 561-582

Taylor & Francis Ltd

Access to resources Recommend Favorite

Online Testable Approaches in Reversible Logic

By Nayeem N.   Rice J.  

Journal of Electronic Testing, Vol. 29, Iss. 6, 2013-12 ,pp. : 763-778

Springer Publishing Company

Access to resources Recommend Favorite