Using RT Level Component Descriptions for Single Stuck-at Hierarchical Fault Simulation

By Navabi Zainalabedin  

Journal of Electronic Testing, Vol. 20, Iss. 6, 2004-12 ,pp. : 575-589

Springer Publishing Company

Access to resources Recommend Favorite

Implementing Symmetric Functions with Hierarchical Modules for Stuck-At and Path-Delay Fault Testability

By Rahaman Hafizur  

Journal of Electronic Testing, Vol. 22, Iss. 2, 2006-04 ,pp. : 125-142

Springer Publishing Company

Access to resources Recommend Favorite

State and Fault Information for Compaction-Based Test Generation

By Giani A.  

Journal of Electronic Testing, Vol. 18, Iss. 1, 2002-02 ,pp. : 63-72

Springer Publishing Company

Access to resources Recommend Favorite

An efficient test generation for multiple fault coverage of two-rail checkers

By Pang Joseph C. W.   Wong Mike W. T.   Lee Y. S.  

International Journal of Electronics, Vol. 83, Iss. 6, 1997-12 ,pp. : 837-848

Taylor & Francis Ltd

Access to resources Recommend Favorite

Efficient fault diagnosis of large scale analogue circuits based on symbolic method

By Wei Tao   Wong Mike W. T.   Lee Y. S.  

International Journal of Electronics, Vol. 86, Iss. 1, 1999-01 ,pp. : 23-33

Taylor & Francis Ltd

Access to resources Recommend Favorite