Modulo p = 3 Checking for a Carry Select Adder

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.22, Iss.1, 2006-02, pp. : 101-107

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

A parallel back-propagation adder structure

By Herrfeld A. Hentschke S.

International Journal of Electronics, Vol. 85, Iss. 3, 1998-09 ,pp. : 273-291

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Analog Self-Test Based on Differential I_{\tf="P6965" DD} Monitoring Supported by Differential I_{\tf="P6965"OUT} Checking

By Sidiropulos M.

Analog Integrated Circuits and Signal Processing, Vol. 21, Iss. 1, 1999-10 ,pp. : 33-44

Springer Publishing Company

Access to resources Recommend Favorite

A Novel CNTFET-based Ternary Full Adder

By Keshavarzian Peiman Sarikhani Rahil

Circuits, Systems, and Signal Processing, Vol. 33, Iss. 3, 2014-03 ,pp. : 665-679

Springer Publishing Company

Access to resources Recommend Favorite

New CMOS circuit implementation of a one-bit full-adder cell

By Shubin V.

Russian Microelectronics, Vol. 40, Iss. 2, 2011-03 ,pp. : 119-127

MAIK Nauka/Interperiodica

Access to resources Recommend Favorite

A current-mode multi-valued adder circuit for multi-operand addition

By Cini Ugur

International Journal of Electronics, Vol. 98, Iss. 6, 2011-06 ,pp. : 735-751

Taylor & Francis Ltd

Access to resources Recommend Favorite