Generation of Primary Input Blocking Pattern for Power Minimization during Scan Testing

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.23, Iss.1, 2007-02, pp. : 75-84

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Multiple Scan Chain Design for Two-Pattern Testing

By Polian I.

Journal of Electronic Testing, Vol. 19, Iss. 1, 2003-02 ,pp. : 37-48

Springer Publishing Company

Access to resources Recommend Favorite

A low power test pattern generation for built-in self-test based circuits

By Ye Bo

International Journal of Electronics, Vol. 98, Iss. 3, 2011-03 ,pp. : 301-309

Taylor & Francis Ltd

Access to resources Recommend Favorite

An Interleaving Technique for Reducing Peak Power in Multiple-Chain Scan Circuits During Test Application

By Lee K-J.

Journal of Electronic Testing, Vol. 18, Iss. 6, 2002-12 ,pp. : 627-636

Springer Publishing Company

Access to resources Recommend Favorite

Reusing Scan Chains for Test Pattern Decompression

By Dorsch R.

Journal of Electronic Testing, Vol. 18, Iss. 2, 2002-04 ,pp. : 231-240

Springer Publishing Company

Access to resources Recommend Favorite

Configuring a boundary scan chain for optimal testing of non-scan logic clusters

By Choi Yoon-Hwa Jung Edward

International Journal of Electronics, Vol. 87, Iss. 3, 2000-03 ,pp. : 281-291

Taylor & Francis Ltd

Access to resources Recommend Favorite