Effects of chip scale package and flip-chip on the design and manufacturing of electronic products

By Savolainen Petri  

Microelectronics International, Vol. 15, Iss. 1, 1998-01 ,pp. : 35-38

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Optimal process parameters design for a wire bonding of ultra-thin CSP package based on hybrid methods of artificial intelligence

By Hung Yung-Hsiang  

Microelectronics International, Vol. 24, Iss. 3, 2007-07 ,pp. : 3-10

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Dynamic reliability approach of chip scale package assembly under vibration environment

By Yang Ping   Tang Xiusheng   Liu Yu   Wang Shuting   Yang Jianming  

Microelectronics International, Vol. 31, Iss. 2, 2014-04 ,pp. : 71-77

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Solder joint reliability evaluation of chip scale package using a modified Coffin-Manson equation

By Shohji I.   Mori H.   Orii Y.  

Microelectronics Reliability, Vol. 44, Iss. 2, 2004-02 ,pp. : 269-274

Elsevier

Access to resources Recommend Favorite

Test chip and substrate design for flip chip microelectronic package thermal measurements

By Goh Teck Joo   Chiu Chia-Pin   Seetharamu K.N.   Quadir G.A.   Zainal Z.A.  

Microelectronics International, Vol. 23, Iss. 2, 2006-05 ,pp. : 3-10

Emerald Group Publishing Ltd

Access to resources Recommend Favorite