Author： Shacham-Diamand Yosi
Publisher： Springer Publishing Company
ISSN： 1543-186X
Source： Journal of Electronic Materials, Vol.30, Iss.4, 2001-04, pp. : 336-344
Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.
Abstract
Barrier layers are integral parts of many metal interconnect systems. In this paper we review the current status of barrier layers for copper metallization for ultra-large-scale-integration (ULSI) technology for integrated circuits (ICs) manufacturing. The role of barrier layers is reviewed and the criteria that determine the process window, i.e. the optimum barrier thickness and the deposition processes, for their manufacturing are discussed. Various deposition methods are presented: physical vapor deposition (PVD), chemical vapor deposition (CVD), electrochemical deposition (ECD), electroless deposition (ELD), and atomic layer CVD (ALCVD) for barrier layers implementation. The barrier integration methods and the interaction between the barrier and the copper metallization are presented and discussed. Finally, the common inspection and metrology for barrier layer are critically reviewed.
Related content
Access to resources
Recommend
Improving Cu metallization of Si by electrodeposition under centrifugal fields
By Eftekhari A.
Microelectronic Engineering, Vol. 69, Iss. 1, 2003-08 ,pp. :
Correlated barrier hopping of CuO nanoparticles
By Koshy Jiji Soosen Samuel. M Chandran Anoop George K. C.
Journal of Semiconductors, Vol. 36, Iss. 12, 2015-12 ,pp. :