Inductance Modeling for On-Chip Interconnects

Author： Tu S-W.  

Publisher： Springer Publishing Company

ISSN： 0925-1030

Source： Analog Integrated Circuits and Signal Processing, Vol.35, Iss.1, 2003-04, pp. : 65-78

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Abstract

Related content

Novel layout technique for on-chip inductance minimization

By Dao V.T.S.   Etoh T.G.   Tanaka M.   Akino T.  

Microelectronics International, Vol. 26, Iss. 3, 2009-07 ,pp. : 3-8

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

New modeling approach of on-chip interconnects for RF integrated circuits in CMOS technology

By Ymeri H.   Nauwelaers B.   Maex K.   Roest D. De  

Microelectronics International, Vol. 20, Iss. 3, 2003-12 ,pp. : 41-44

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Design and Measurement of an Inductance-Oscillator for Analyzing On-Chip Inductance Impact on Wire Delay

By Sato Takashi  

Analog Integrated Circuits and Signal Processing, Vol. 42, Iss. 3, 2005-03 ,pp. : 209-217

Springer Publishing Company

Access to resources Recommend Favorite

Rational modeling of on-chip inductor by vector fitting

By Liang Yuanjun  

Analog Integrated Circuits and Signal Processing, Vol. 65, Iss. 2, 2010-11 ,pp. : 253-258

Springer Publishing Company

Access to resources Recommend Favorite

High frequency modelling approach of on-chip interconnects considering conductor and substrate skin effects

By Ymeri H   Nauwelaers B   Maex K  

Microelectronics International, Vol. 21, Iss. 1, 2004-01 ,pp. : 35-38

Emerald Group Publishing Ltd

Access to resources Recommend Favorite