A Novel Wafer Manipulation Method for Yield Improvement and Cost Reduction of 3D Wafer-on-Wafer Stacked ICs

ISSN： 0923-8174

Source： Journal of Electronic Testing, Vol.30, Iss.1, 2014-02, pp. : 57-75

Disclaimer: Any content in publications that violate the sovereignty, the constitution or regulations of the PRC is not accepted or approved by CNPIEC.

Previous Menu Next

Related content

3D LED and IC wafer level packaging

By Lau John Lee Ricky Yuen Matthew Chan Philip

Microelectronics International, Vol. 27, Iss. 2, 2010-05 ,pp. : 98-105

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

Wafer level packaging of compliant, chip size ICs

By Fjelstad Joseph DiStefano Thomas Faraci Anthony

Microelectronics International, Vol. 17, Iss. 2, 2000-02 ,pp. : 23-27

Emerald Group Publishing Ltd

Access to resources Recommend Favorite

New challenges for 300mm Si technology: 3D interconnects at wafer scale by aligned wafer bonding

By Dragoi V. Lindner P. Tischler M. Schaefer C.

Materials Science in Semiconductor Processing, Vol. 5, Iss. 4, 2002-08 ,pp. : 425-428

Elsevier

Access to resources Recommend Favorite

Investigation and Effects of Wafer Bow in 3D Integration Bonding Schemes

By Chen K.

Journal of Electronic Materials, Vol. 39, Iss. 12, 2010-12 ,pp. : 2605-2610

Springer Publishing Company

Access to resources Recommend Favorite

A wafer fault diagnosis scheme

By Song Xiaoyu

International Journal of Electronics, Vol. 87, Iss. 12, 2000-12 ,pp. : 1453-1459

Taylor & Francis Ltd

Access to resources Recommend Favorite